Jump to content

User contributions for Rlellis

A user with 119 edits. Account created on 8 August 2022.
Search for contributionsExpandCollapse
⧼contribs-top⧽
⧼contribs-date⧽
(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)

13 August 2025

12 August 2025

18 June 2025

6 September 2024

9 August 2024

7 August 2024

6 August 2024

  • 21:3521:35, 6 August 2024 diff hist +769 N Contributions:RHX Created page with "==Synopsis== The Intan RHS has four SPI ports (with each port labelled A,B,C,D) which sends data to a FPGA. These ports communicate with the chips located on supported headstages. Each port has four output signals responsible for communication with the amplifier chips, two of which (MISO1,MISO2) are used to transmit data. Each chip controls 16 channels, and each chip transmits data over a single MISO line. Over all four ports, this means there are 8 lines over which dat..."
  • 20:3220:32, 6 August 2024 diff hist 0 N File:Intanheadstage.jpg No edit summary current

21 May 2024

3 May 2024

29 March 2024

25 March 2024

1 February 2024

17 January 2024

11 December 2023

3 November 2023

(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)